

11/08/00  
 11/08/00  
 Jc952 U.S. PTO

11-09-00

A

Please type a plus sign (+) inside this box →

PTO/SB/05 (1/98)  
 Approved for use through 09/30/2000. OMB 0651-0032  
 Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

<b>UTILITY PATENT APPLICATION TRANSMITTAL</b> <small>(Only for new nonprovisional applications under 37 CFR 1.53(b))</small>	Attorney Docket No.	3434.1US (97-856.1)
	First Inventor or Application Identifier	Salman Akram
	Title	A METHOD AND APPARATUS FOR FORMING METAL CONTACTS ON A SUBSTRATE
Express Mail Label No.		EL638949065US

<b>APPLICATION ELEMENTS</b> <small>See MPEP chapter 600 concerning utility patent application contents.</small>	<b>ADDRESS TO:</b> Assistant Commissioner for Patents Box Patent Application Washington, DC 20231
--	---

1.  \* Fee Transmittal Form (e.g., PTO/SB/17)  
(Submit an original, and a duplicate for fee processing)
2.  Specification [Total Pages (preferred arrangement set forth below)
  - Descriptive title of the invention
  - Cross References to Related Applications
  - Statement Regarding Fed sponsored R & D
  - Reference to Microfiche Appendix
  - Background of the Invention
  - Brief Summary of the Invention
  - Brief Description of the Drawings (if filed)
  - Detailed Description
  - Claim(s)
  - Abstract of the Disclosure
3.  Drawing(s) (35 U.S.C. 113) [Total Sheets - 4. Oath or Declaration [Total Pages - a.  Newly executed (original or copy)
- b.  Copy from a prior application (37 C.F.R. § 1.63(d))  
(for continuation/divisional with Box 17 completed)  
[Note Box 5 below]
  - i.  **DELETION OF INVENTOR(S)**  
Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b).

- 5.  Incorporation By Reference (useable if Box 4b is checked)  
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered to be part of the disclosure of the accompanying application and is hereby incorporated by reference thereinto.

6.  Microfiche Computer Program (Appendix)
7. Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)
  - a.  Computer Readable Copy
  - b.  Paper Copy (identical to computer copy)
  - c.  Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS	
8. <input type="checkbox"/>	Assignment Papers (cover sheet & document(s))
9. <input type="checkbox"/>	37 C.F.R. §3.73(b) Statement of Power of Attorney (when there is an assignee)
10. <input type="checkbox"/>	English Translation Document (if applicable)
11. <input checked="" type="checkbox"/>	Information Disclosure Statement (IDS)/PTO-1449 [ ] Copies of IDS Citations
12. <input type="checkbox"/>	Preliminary Amendment
13. <input checked="" type="checkbox"/>	Return Receipt Postcard (MPEP 503) (Should be specifically itemized)
14. <input type="checkbox"/>	* Small Entity Statement(s) filed in prior application (PTO/SB/09-12) [ ] Status still proper and desired
15. <input type="checkbox"/>	Certified Copy of Priority Document(s) (if foreign priority is claimed)
16. <input type="checkbox"/>	Other: .....

A new statement is required to be entitled to pay small entity fees, except where one has been filed in a prior application and is being relied upon.

17. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment:

Continuation     Divisional     Continuation-in-part (CIP)    of prior application No: 09 / 389,316


Prior application information: Examiner C. Arbes    Group / Art Unit. 3729

18. CORRESPONDENCE ADDRESS

Customer Number or Bar Code Label  or  Correspondence address below

(Insert Customer No. or Attach bar code label here)

Name	James R. Duzan			PATENT TRADEMARK OFFICE	
	Trask Britt				
Address	P.O. Box 2550				
City	Salt Lake City	State	Utah	Zip Code	84110
Country	U.S.A.	Telephone	(801) 532-1922	Fax	(801) 531-9168

Name (Print/Type)	James R. Duzan	Registration No. (Attorney/Agent)	28,393
Signature		Date	11/08/2000

Burden Hour Statement This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231

09708932 440000

11-09-00  
 3434.1US  
 PTO/SB/05  
 09/30/00  
 11/08/00

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

**FEE TRANSMITTAL  
for FY 2001**

Patent fees are subject to annual revision.

**TOTAL AMOUNT OF PAYMENT** (\$)**1,088.00****Complete if Known**

Application Number	Not yet assigned
Filing Date	November 8, 2000
First Named Inventor	Salman Akram
Examiner Name	Unknown
Group Art Unit	Unknown
Attorney Docket No.	3434.1US (97-856.1)

**METHOD OF PAYMENT**

- 1.
- 
- The Commissioner is hereby authorized to charge indicated fees and credit any overpayments to:

Deposit Account Number **20-1469**Deposit Account Name **Trask Britt** Charge Any Additional Fee Required Under 37 CFR 1.16 and 1.17 Applicant claims small entity status See 37 CFR 1.27

- 2.
- 
- Payment Enclosed:**

 Check  Credit card  Money Order  Other**FEE CALCULATION****1. BASIC FILING FEE**

Large Entity Fee Code (\$)	Small Entity Fee Code (\$)	Fee Description	Fee Paid
101 710	201 355	Utility filing fee	710
106 320	206 160	Design filing fee	
107 490	207 245	Plant filing fee	
108 710	208 355	Reissue filing fee	
114 150	214 75	Provisional filing fee	

**SUBTOTAL (1)** (\$)**710.00****2. EXTRA CLAIM FEES**

Total Claims	Extra Claims	Fee from below	Fee Paid
41	-20** = 21	18	378
Independent Claims	3	-3** = 0	0
Multiple Dependent		0	0

Large Entity Fee Code (\$)	Small Entity Fee Code (\$)	Fee Description
103 18	203 9	Claims in excess of 20
102 80	202 40	Independent claims in excess of 3
104 270	204 135	Multiple dependent claim, if not paid
109 80	209 40	** Reissue independent claims over original patent
110 18	210 9	** Reissue claims in excess of 20 and over original patent

**SUBTOTAL (2)** (\$)**378.00**

\*\*or number previously paid, if greater; For Reissues, see above

**FEE CALCULATION (continued)****3. ADDITIONAL FEES**

Large Entity Fee Code (\$)	Small Entity Fee Code (\$)	Fee Description	Fee Paid
105 130	205 65	Surcharge - late filing fee or oath	
127 50	227 25	Surcharge - late provisional filing fee or cover sheet	
139 130	139 130	Non-English specification	
147 2,520	147 2,520	For filing a request for <i>ex parte</i> reexamination	
112 920*	112 920*	Requesting publication of SIR prior to Examiner action	
113 1,840*	113 1,840*	Requesting publication of SIR after Examiner action	
115 110	215 55	Extension for reply within first month	
116 390	216 195	Extension for reply within second month	
117 890	217 445	Extension for reply within third month	
118 1,390	218 695	Extension for reply within fourth month	
128 1,890	228 945	Extension for reply within fifth month	
119 310	219 155	Notice of Appeal	
120 310	220 155	Filing a brief in support of an appeal	
121 270	221 135	Request for oral hearing	
138 1,510	138 1,510	Petition to institute a public use proceeding	
140 110	240 55	Petition to revive - unavoidable	
141 1,240	241 620	Petition to revive - unintentional	
142 1,240	242 620	Utility issue fee (or reissue)	
143 440	243 220	Design issue fee	
144 600	244 300	Plant issue fee	
122 130	122 130	Petitions to the Commissioner	
123 50	123 50	Petitions related to provisional applications	
126 240	126 240	Submission of Information Disclosure Stmt	
581 40	581 40	Recording each patent assignment per property (times number of properties)	
146 710	246 355	Filing a submission after final rejection (37 CFR § 1.129(a))	
149 710	249 355	For each additional invention to be examined (37 CFR § 1.129(b))	
179 710	279 355	Request for Continued Examination (RCE)	
169 900	169 900	Request for expedited examination of a design application	
Other fee (specify) _____			
* Reduced by Basic Filing Fee Paid			<b>SUBTOTAL (3)</b> (\$) <b>- 0 -</b>

**SUBMITTED BY**

Name (Print/Type)	James R. Duzan	Registration No. (Attorney/Agent)	28,393	Telephone	(801) 532-1922
Signature	<i>James R. Duzan</i>	Date	11/08/2000		

**WARNING: Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038.**

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.





Unfortunately, as the critical dimensions of the integrated circuits become smaller and smaller, the amount of solder paste that can be pressed through a given stencil becomes smaller and the placement of the solder paste becomes even more difficult. Additionally, with the smaller critical dimensions, the stencil mask becomes even more difficult to clean for a subsequent solder paste application as well as being subject to high rates of wear because of the constant placement of the stencil, application of the paste to the stencil, and removal and cleaning of the stencil.

Another method of placing conductive contacts for connecting the semiconductor chip to the carrier substrate has been to use preformed solder balls that are placed directly upon either the carrier substrate or the semiconductor chip with precisely controlled placement. Once the solder balls are in place, the solder balls are subjected to heat to cause a partial reflow so that the solder balls adhere to the solder pad. Unfortunately, in this process, as the critical dimensions of the features on the semiconductor chip tend to decrease, significant disadvantages become apparent in using this type of technique. One disadvantage is that the processing costs due to the limited process reliability and the speed of the pick and place nature of the transfer process become more evident. Another disadvantage is that the physical handling and placement of the solder balls by the machine dictates the minimum spacing allowed between solder bumps on a semiconductor chip or carrier substrate, and thus requires a semiconductor chip that would be larger than otherwise necessary for the desired VLSI or ULSI circuitry.

Additional problems involve the uniformity of the preformed solder balls. At smaller and smaller ball sizes, the average diameter of the preformed solder ball may vary greatly from the desired diameter of the preformed solder ball. This wide discrepancy in uniformity can lead to several problems. Preformed solder balls not only cannot be applied where desired, but when a too large or too small preformed solder ball is placed upon a pad, after the formation of a connection using such a preformed solder ball, typically the location will be noted as either having several bad connections surrounding a ball that is too large or having a defective connection where a ball is too small. Large diameter preformed solder balls tend to prevent adjacent acceptable preformed solder balls from



order to deliver a precise quantity of solder material to the flip-chip. Further, in the '099 Patent, the apertures are fabricated so that they have a width of about 300  $\mu\text{m}$  at the surface of the die and a width of about 125  $\mu\text{m}$  at its base surface. Meanwhile, in the '831 Patent, the rhombus shaped cavities are design to produce a ball size of about 100  $\mu\text{m}$  in diameter. Unfortunately, both of these structures cannot yet produce a ball size for a solder ball that approaches the dimensions currently required in placing a semiconductor chip upon a carrier substrate using the flip-chip technology. Additionally, the solder ball forming cavities are limited in shape.

Accordingly, it would be advantageous to overcome the problems of producing and using solder balls having uniform sizes as have been shown in the prior art approaches of utilizing preformed solder balls or to use metal masks or stencils to apply solder paste for reflow into solder balls. Additionally, it would be advantageous to make even smaller, more precisely formed solder balls than is possible in the prior art as well as to fabricate metal traces during the same step as that of forming solder balls using a solder ball forming plate.

Not only would it be advantageous to overcome the problems of producing uniform solder ball sizes for use in connecting a device to a substrate, but it would also be beneficial to provide a way of greatly improving the precision with which solder connections are made in alignment.

#### BRIEF SUMMARY OF THE INVENTION

According to the present invention, metal traces and solder bump pads are formed on a semiconductor substrate by way of a semiconductor template that has been micro-machined to receive solder paste material. The solder paste material is then formed into precisely-controlled ball shapes and metal trace geometries. First, a semiconductor substrate is covered with a mask material for protecting selected surfaces of the substrate that are not to be etched. Next, a mask is applied in order to anisotropically etch the substrate surface below. Solder ball sites and metal trace channels are formed at this time. A solder non-wettable material is applied to the exposed surfaces of the solder ball

sites and the metal trace channels. A solder paste can then be applied uniformly across the surface of the substrate, thus filling in any sites and channels, or both, that are used to form the desired balls. The semiconductor template is then applied solder side to a second substrate so that the solder balls and traces can be applied directly on the second substrate, the solder balls being subsequently formed on the second substrate by the heating thereof to form the solder paste into a solder ball.

#### BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWING

FIGS. 1A-D illustrate a cross-sectional view of steps used in forming solder receiving holes and channels in a substrate mold according to the present invention;

FIG. 2 depicts a surface of the substrate mold having a plurality of cavities formed therein;

FIG. 3 illustrates the application of solder paste to the cavities and traces of the substrate mold of FIG. 2;

FIG. 4 depicts the formation of solder bumps in the first substrate mold as mated to a second substrate;

FIG. 5 depicts the second substrate having metal bumps and traces before final reflow;

FIG. 6 illustrates the formation of metal balls on the second substrate after reflow;

FIG. 7 illustrates a schematic diagram of a mold system using the solder mold according to the present invention;

FIG. 8 depicts a surface of a second embodiment of the substrate mold of the present invention having a plurality of hemispherical cross-sectional shaped cavities formed therein prior to the removal of the resist coating on the surface of the substrate mold;

FIG. 9 depicts the substrate mold of FIG. 8 having solder paste in the cavities formed therein in contact with a second substrate;



FIG. 10 depicts the second substrate having the solder paste applied thereto after the second embodiment of the substrate mold of the present invention of FIG. 8 is removed;

5 FIG. 11 depicts the second substrate of FIG. 10 after the solder paste has been heated to form solder balls on the second substrate;

FIG. 12 depicts a surface of a third embodiment of the substrate mold of the present invention having a plurality of rectangular cross-sectional shaped cavities formed therein;

10 FIG. 13 depicts the substrate mold of FIG. 12 having solder paste in the rectangular cavities in contact with a second substrate;

FIG. 14 depicts the second substrate of FIG. 13 having the rectangularly shaped solder paste thereon have been removed from the substrate of the third embodiment of the invention by the heating thereof;

15 FIG. 15 depicts the second substrate after the heating of the solder paste thereon to form solder balls;

FIG. 16 depicts a fourth embodiment of a substrate mold of the present invention having a plurality of cavities in a surface thereof and a plurality of heating elements on the other surface thereof;

20 FIG. 17 depicts the substrate mold of FIG. 16 having solder paste in the cavities formed in a surface thereof; and

FIG. 18 depicts the other side of the substrate mold of FIG. 16 illustrating the plurality of heating elements thereon along section line 18-18 of drawing Fig. 17.

#### DETAILED DESCRIPTION OF THE INVENTION

25 Illustrated in drawing FIGS. 1A-1D is a method for fabricating the semiconductor substrate to form metal bumps or metal traces, or both, on the surface of a secondary substrate. A semiconductor substrate, typically a flat planar substrate having a flat planar upper surface, a flat planar lower surface, and a plurality of planar sides forming the periphery of the substrate, is selected to serve as a bump forming substrate mold 10. The







Referring to drawing Fig. 8, an alternative embodiment of a substrate mold 40 of the present invention is illustrated. The substrate mold 40 is similar to the substrate mold 10 described hereinbefore as to construction and methods of construction except that the cavities 18 formed therein are hemispherically shaped. As illustrated, the mask layer 14 used to form the plurality of cavities 18 is present on portions of the flat planar upper surface 42 of the substrate mold 40. As with the substrate mold 10, the substrate mold 40 may include a release layer 20 to aid in the release of the solder paste contained within the hemispherical cavities 18.

Referring to drawing Fig. 9, once the solder paste 24 is applied to surface 42 of substrate mold 40 as described herein with respect to substrate mold 10 illustrated in drawing Fig. 3, the entire assembly of the substrate mold 40 and carrier substrate 28 having conductive sites or bond pads 30 located thereon for the solder paste 24 to be applied is heated to a temperature sufficient enough to slightly melt the metal solder paste 24 in order to begin the formation of the solder bumps to be transferred.

As shown in drawing FIG. 9, after this partially melted solder state has been reached, the assembly of the substrate mold 40 and the carrier substrate 28 is inverted so that the solder paste 24 in cavities 18 is applied to the conductive sites 30 on the surface of the carrier substrate 28, which may comprise a semiconductor device (die), wafer, or flexible substrate, such as a flex tape. The assembly of the substrate mold 40 and carrier substrate 28 is heated to a sufficiently high enough temperature to cause solder bumps 26 to slightly reflow and release from the release layer 20 formed on substrate mold 40. Substrate mold 40 is then removed and solder bumps 26 adhere to the conductive sites, bond pads, terminal pads or other conductive, solder wettable sites 30 on carrier substrate 28, as shown in drawing FIG. 10. Next, an additional reflow step may be performed that causes solder bumps 26 to form into approximately spherically shaped solder balls 32 attached to conductive sites 30 as depicted in drawing FIG. 11.

Because of the generally hemispherical shape of solder bumps 26, the solder paste, upon heating reflow, draws into a substantially spherical shape and is held together

by the surface tension of the solder material to form approximately spherically shaped solder balls 32 or truncated spheres.

Referring to drawing Fig. 12, an alternative embodiment of a substrate mold 50 of the present invention is illustrated. The substrate mold 50 is similar to the substrate molds 10 and 40 described hereinbefore as to construction and methods of construction except that the cavities 18 formed therein are generally rectangular, or square shaped (shown in dashed lines). The mask layer 14 used to form the plurality of cavities 18 present on portions of the flat planar upper surface 42 of the substrate mold 50 is not illustrated. As with the substrate mold 10, the substrate mold 50 may include a release layer 20 to aid in the release of the solder paste contained within the hemispherical cavities 18. Referring to drawing Fig. 13, once the solder paste 24 is applied to surface 42 of substrate mold 50 as described herein with respect to substrate mold 10 illustrated in drawing Fig. 3, the entire assembly of the substrate mold 50 and carrier substrate 28 having conductive sites or bond pads 30 located thereon for the solder paste 24 to be applied is heated to a temperature sufficiently high enough to slightly melt the metal solder paste 24 in order to begin the formation of the solder bumps to be transferred.

As shown in drawing FIG. 13, after this partially melted solder state has been reached, the assembly of the substrate mold 50 and the carrier substrate 28 is inverted so that the solder paste 24 is applied to the conductive sites 30 on the surface of the a carrier substrate 28, which may comprise a semiconductor device (die), wafer, or flexible substrate, such as a flex tape. The assembly of the substrate mold 50 and carrier substrate 28 is heated to a sufficiently high enough temperature to cause solder bumps 26 to slightly reflow and release from the release layer 20 formed on substrate mold 50. Substrate mold 50 is then removed and solder bumps 26 adhere to the conductive sites, bond pads, terminal pads or other conductive, solder wettable sites 30 on carrier substrate 28, as shown in drawing FIG. 14. Next, an additional reflow step may be performed that causes solder bumps 26 to form into approximate spherically shaped solder balls 32 as attached to conductive sites 30 as depicted in drawing FIG. 15.









## CLAIMS

### What is claimed is:

1. A mold apparatus for forming at least one metal bump for direct placement on bond pads on a secondary substrate, comprising:  
5 a substrate having a surface;  
at least one cavity formed in said surface of said substrate; and  
a non-stick protective layer applied to said at least one cavity.
2. The mold apparatus according to claim 1, wherein said non-stick  
10 protective layer is a silicon oxide layer.
3. The mold apparatus according to claim 1, wherein said non-stick  
protective layer is a silicon nitride layer.
4. The mold apparatus according to claim 1, wherein said non-stick  
15 protective layer prevents metal material from adhering to said at least one cavity.
5. The mold apparatus according to claim 4, wherein said metal material is a  
solder paste comprising lead and nickel.  
20
6. The mold apparatus according to claim 1, wherein said at least one cavity  
has a depth in said surface of said substrate of about 28 micrometers.
7. The mold apparatus according to claim 1, wherein said non-stick  
25 protective layer has a thickness ranging from about 200 Angstroms to 5 micrometers.
8. The mold apparatus according to claim 1, wherein said at least one cavity  
has a trapezoidal shape.





26. The solder mold apparatus according to claim 18, wherein said non-stick protective layer has a thickness ranging from 200 Angstroms to 5 micrometers.

5 27. The solder mold apparatus according to claim 18, wherein said substrate comprises semiconductor material.

28. The solder mold apparatus according to claim 18, wherein said substrate comprises a ceramic material.

10 29. A mold apparatus for forming at least one metal bump for direct placement on bond pads on a secondary substrate, comprising:  
a substrate having a surface;  
at least one cavity formed in said surface of said substrate, said at least one cavity having  
a selected width and a selected length in said surface; and  
15 a non-stick protective layer applied to said at least one cavity.

30. The mold apparatus according to claim 29, wherein said non-stick protective layer is a silicon oxide layer.

20 31. The mold apparatus according to claim 29, wherein said non-stick protective layer is a silicon nitride layer.

32. The mold apparatus according to claim 29, wherein said non-stick protective layer prevents metal material from adhering to said at least one cavity.

25 33. The mold apparatus according to claim 32, wherein said metal material is a solder paste comprising lead and nickel.

34. The mold apparatus according to claim 29, wherein said at least one cavity has a depth in said surface of said substrate of about 28 micrometers.

5 35. The mold apparatus according to claim 29, wherein said non-stick protective layer has a thickness ranging from about 200 Angstroms to 5 micrometers.

36. The mold apparatus according to claim 29, wherein said selected width and said selected length are substantially the same.

10 37. The mold apparatus according to claim 29, wherein said selected width is smaller than said selected length.

15 38. The mold apparatus according to claim 29, wherein said at least one metal bump has substantially the same dimensions as said at least one cavity.

39. The mold apparatus according to claim 29, further comprising: at least one heating strip located on another surface of said substrate.

20 40. The mold apparatus according to claim 29, further comprising: a plurality of heating strips located on another surface of said substrate.

41. The mold apparatus according to claim 29, wherein said substrate comprises semiconductor material.

## ABSTRACT OF THE DISCLOSURE


Metal traces and solder bump pads are formed on a semiconductor substrate by way of a semiconductor template that has been micro-machined to receive solder paste material. The solder paste material is then formed into precisely-controlled ball shapes and metal trace geometries. First, a semiconductor substrate is covered with a mask material for protecting selected surfaces of the substrate that are not to be etched. Next, a mask is applied in order to etch the substrate surface below. Solder ball sites and metal trace channels are formed at this time. A solder non-wettable material is applied to the exposed surfaces of the solder ball sites and the metal trace channels. A solder paste can then be applied uniformly across the surface of the substrate, thus filling in any sites and channels, or both, that are used to form the balls in metal traces desired. The semiconductor template is then applied solder side to a second substrate so that the solder balls and traces can be applied directly on the second substrate using heat to reflow the solder to the second substrate.

15


N:\2269\3434 1\div pat app wpd









**FIG. 2**




**FIG. 3**



**FIG. 4**



**FIG. 5**



**FIG. 6**

COPYRIGHT 1960












FIG. 16




FIG. 17

COPYRIGHT © 2006



